
PCB Layout and Design Guide for CH7512

1.0 INTRODUCTION

Chrontel's CH7512 is an eDP/DP receiver that integrates LVDS Transmitter for the notebook/AIO display. The CH7512 is designed to comply with the DisplayPort (DP) Specification version 1.2 and the Embedded DisplayPort Specification version 1.4. The CH7512 provides support for two main link lanes with data rate running at either 1.62Gb/s, 2.7Gb/s or 5.4Gb/s, and accepts data in 18-bit 6:6:6 or 24-bit 8:8:8 RGB digital format. During system power-up, setting the power on/off sequence for a particular panel can be achieved through the Boot ROM registers. The CH7512 has incorporated a brightness control function to interface with LCD backlight module. Brightness control commands sent through AUX Channel are dynamically translated by the CH7512 and converted into the LCD backlight control signals.

The CH7512 can support 18-bit Single Port, 18-bit Dual Port, 24-bit Single Port and 24-bit Dual Port LVDS outputs in both OpenLDI and SPWG bit mapping for LVDS application. The CH7512 supports LVDS output up to 1080p@144Hz or 4K@30Hz.

This application note focuses only on the basic PCB layout and design guidelines for the CH7512 DP Receiver with LVDS Transmitter. Guidelines in component placement, power supply decoupling, grounding, input /output signal interface are discussed in this document.

The discussion and figures presented in this document are based on the 68-pin QFN (8x8 mm) package of the CH7512. Please refer to the CH7512 datasheet for details of the pin assignments.

2.0 COMPONENT PLACEMENT AND DESIGN CONSIDERATIONS

Components associated with the CH7512 should be placed as close as possible to the respective pins. The following will describe guidelines on how to connect critical pins, as well as the guidelines for the placement and layout of components associated with these pins.

2.1 Power Supply Decoupling

The optimal power supply decoupling is accomplished by placing a 0.1 μ F ceramic capacitor at each of the power supply pins as shown in **Figure 1**. These capacitors should be connected as close as possible to their respective power and ground pins using short and wide traces to minimize lead inductance. Whenever possible, a physical connecting trace should connect the ground pins of the decoupling capacitors to the CH7512 ground pins, in addition to ground vias.

2.1.1 Ground Pins

The CH7512 should be connected to a common ground plane to provide a low impedance return path for the supply currents. Whenever possible, each of the CH7512 ground pins should be connected to its respective decoupling capacitor ground lead directly, and then connected to the ground plane through a ground via. Short and wide traces should be used to minimize the lead inductance. Refer to **Table 1** for the Ground pin assignments.

2.1.2 Power Supply Pins

There are eleven power supply pins: VDDPLL, DVDD, AVDD, VDDGPO. Refer to **Table 1** for the Power supply pin assignments. Refer to **Figure 1** for Power Supply Decoupling.

Table 1: Power Supply Pin Assignments for the CH7512 (68QFN)

Pin	# of Pins	Type	Symbol	Description
3,4	2	Power	VDDPLL	Stream PLL Power Supply (1.2~1.8V)
7	1	Power	DVDD	Digital Power Supply (1.2~1.8V)
18,32	2	Power	AVDD	LVDS Power Supply (3.3V)
52	1	Power	VDDGPO	GPIO Power Supply (3.3V)
Thermal pad	1	Ground	GND	Power ground




Figure 1: Power Supply Decoupling and Distribution

Note:

1. The rising time (10%~90%) of power supply should not exceed 2.5ms.
2. The power sequence of VCC18 and VCC33 will not affect the normal functionality.
To avoid unexpected glitch on LVDS TX pins during power on, the time from VCC18 up to 90% to VCC33 up to 10%, should be greater than 0ms.
3. The power supply should be valid (up to 90%) and stable before RESETB becomes invalid.
4. The rising threshold of RESETB is DVDD*0.8. The falling threshold of RESETB is DVDD*0.2.
5. The pulse width of valid RESETB signal should be at least 100us.
6. The exposed pad, which is the thermal pad, must be linked to GND.
7. All the Ferrite Beads described in this document are recommended to have an impedance of less than 0.05Ω at DC; 23Ω at 25MHz & 47Ω at 100MHz. Refer to Fair Rite part #2743019447 for details (an equivalent part can be used for the diagram).

2.1.3 Power On and Reset

RESETB pin is the chip reset pin for the CH7512. The CH7512 will be reset when this pin is low. The RESETB pin can be pulled high from 1.2V to 3.3V with a 1M resistor.

There are two reset methods. One is RC reset. The power supply should be valid and stable before RESETB becomes invalid as shown in **Figure 1**. A 1M Ω and 0.1 μ F RC reset circuit is recommended.

Another method is using an external reset signal. In this case, the power supply should be valid and stable before the reset signal is valid. The pulse width of valid reset signal should be at least 100 μ s. The timing is shown in **Figure 1**.

2.2 Serial Port Control Pins

• SPC0, SPD0 and AS

SPD0 and SPC0 function as a serial interface where SPD0 is the bi-directional data and SPC0 is an input-only serial clock. In the reference design, SPD0 and SPC0 pins are pulled up to +3.3V with 4.7k resistors. Through these two pins, the internal register values of the chip can be read. The external Boot ROM can be updated if these pins are connected to SPC1 and SPD1 with jumpers as shown in **Figure 2**.

AS pin is I2C address selection pin. CH7512 I2C device address is 7'h21 when AS pin is pull high and 7'h23 when AS pin is pull low. A 10K pull-high resistor is used to set default I2C address. To compatible with CH7511, the AS pin has a weak pull-high resistor inside. So the pin can be left floating.

• SPC1 and SPD1

SPD1 and SPC1 function as a serial interface where SPD1 is bi-directional data and SPC1 is an input only serial clock. In the reference design, SPD1 and SPC1 pins are pulled up to +3.3V with 4.7k Ω resistors as shown in **Figure 2**.

SPD1 and SPC1 are used to interface with the CH9905/ CH9904 (the serial Boot ROM). The CH7512 will auto-load the values, such as EDIDs and configurations, etc., from the Boot ROM upon power-on or reset.




Figure 2: Serial Port Control

Note: If you use SPC0/SPD0 or the AUX channel to update the CH9905/ CH9904 Boot ROM, the precondition is that the MCU firmware must work properly. It is recommended that the IIC/SMBUS be used to update CH9905/ CH9904, by linking the IIC/SMBUS to SPC0 and SPD0

2.3 Display Port Signal Pins

• DP0P/N, DP1P/N

These pins accept two AC-coupled differential pair signals from the Display Port transmitter.

Since the digital serial data of the CH7512 may be toggled at speeds up to 5.4 GHz, it is strongly recommended that the connection of these video signals between the graphics controller and the CH7512 be kept as short as possible, avoid discontinuities in the reference plane and be isolated as much as possible from the analog outputs and analog circuitry. For optimal performance, these signals should not overlay the analog power or analog output signals. When a signal pair has to change layers, the ground stitching vias should be placed close to the signal vias. A minimum of

1 to 3 stitching vias per pair of signals is recommended. Never route a trace so that it straddles a plane split. It is recommended that 5 mils traces be used in routing these signals. There should be 7 mils spacing between each intra pair. The length for a pair of intra differential signals should be matched within 5 mils. The length for inter pairs should be matched within 2 inches. Bend smaller than 45 degrees should be avoided. The AC coupling capacitors for the serial video inputs must be placed close to the GMCH, as shown in **Figure 3**.




Figure 3: CH7512 DP Main Link Lane Inputs

• AUXP and AUXN

These two pins are for Display Port AUX channel control that accepts a half-duplex, bi-directional AC-coupled differential signal. An AC coupling capacitor, 0.1uF recommended, must be placed on the end as shown in **Figure 4**.

• HPDET

This output pin indicates whether the device is active or not. It also generates an interrupt pulse as defined by the Display Port standard. Output voltage is 3.3V. A resistor, greater than 100K Ω , should be connected between this pin and GND as shown in **Figure 4**.




Figure 4: CH7512 AUX channel and HPDET

2.4 LVDS Signal Pins

• LVDS Outputs (LDCxP and LDCxN)

The LVDS output signals are LDCxP and LDCxN. The LVDS is a differential interface with a nominal swing 200mV. The following rules should be applied to the signals:

1. Keep traces as short as possible.
2. Make these traces have 100Ω differential impedance.
3. Trace widths should be 5 mils.
4. Intra Pair spacing (spacing between the “+” and “-” pairs) should be 7mils.
5. Inter Pair spacing (spacing between one differential pair and another) should be a minimum of 20 mils except in the area near the pins.
6. Difference in trace lengths between “+” and “-” pairs should be within 5mils.
7. Difference in trace lengths among Inter pairs should be within 10mils.
8. “+” And “-” pairs should be routed in parallel.

2.5 Other function pins

• GLED, OLED

GLED and OLED pins output LED control signals to determine if the CH7512 is in normal or abnormal power and mode status. If GLED has output (3.3V), the CH7512 is in normal status. If OLED has output (flickers from 0 or 3.3V), the CH7512 is in abnormal status. The design is shown in **Figure 5**.




Figure 5: LED Control

• BLUP, BLDN

1. BLUP is the increase backlight brightness input pin.
2. BLDN is the decrease backlight brightness input pin.

Buttons can be placed at these pins to adjust the backlight brightness. The design is shown in **Figure 6**.

• PWRDN

The CH7512 enters into or exits power down state when receiving an active low pulse from this pin. The connection is shown in **Figure 6**.




Figure 6: BLDN, BLUP and PWRDN Connections

• GPIO [0:3], GPIO [5]

These pins are general programmable IO pins. By firmware default configuration, These pins can be used as panel select signals. They can be pulled high or low forming into 16 different combinations. Every combination can match

with one panel type. The connection is shown in **Figure 7**. CH7512 output mode and resolution can be controlled by GPIO[0:3, 5]. The detail please refer to CH7512 Utility User Guide.




Figure 7: GPIO[0:3], GPIO[5] connections

Method 1 (default)

PANEL_SEL[4:0] can be connected to high (3.3V) or low (GND) level in CH7512 PCB board, CH7512 can get correct LVDS Panel selection value upon power ON.

Method 2

PANEL_SEL[4:0] can be controlled by other chip's GPIO pins in CH7512 application system. If the chip controlling CH7512 PANEL_SEL[4:0] cannot set expected value before CH7512 finishes loading its firmware (typically 100ms after CH7512 power ON), then the controlling chip can impose an active low pulse to CH7512 RB pin to restart EEPROM loading. It is recommended to reset CH7512 by the controlling chip each time LVDS Panel selection value is changed. The following figure shows the typical cases to control CH7512 PANEL_SEL[4:0] by other chip.

Figure 8 shows the typical cases to control the CH7512 PANEL_SEL[4:0] by another chip. Case 1 is the right loading case, in which the GPIO pins remains stable within 100ms after reset. Case 2 is the wrong loading case, in which the GPIO value, represented by the GPIO pins, is still at random after the firmware is completely loaded. Therefore, the reset signal must be given again. The reset pulse width of larger than 10ms is recommended.




Figure 8: Typical cases to control CH7512 PANEL_SEL[4:0] by host chip

Note:

1. The GPIO pins must remain stable for its corresponding value within 100ms after reset. Otherwise, a reset signal must be given again.
2. The firmware loading must be completed before VBIOS starts to function. Otherwise, some BIOS images may be lost.

• PWM_OUT

The output Frequency from PWM_OUT can be up to 430 KHz. Its duty cycle ranges from 0% to 100%. Alternatively, the PWM bypass mode may be used to output the PWM signal through this pin. The voltage level is 3.3V.

• PWM_IN

PWM_IN has two working modes: Bypass mode and Duty Cycle Multiplication with AUX CH mode. In bypass mode, the input frequency to PWM_IN can be up to 1MHz. In Duty Cycle Multiplication with the AUX CH mode, the input frequency to PWM_IN can be up to 50 KHz. In either mode, the voltage level is 3.3V.




Figure 12: PWM Control connections

2.6 Important Design Considerations**(Panel power, backlight power, pull-up voltage)****• LVDS Power**

Close attention must be paid to the power supplied to the LVDS backlight and the LVDS panel. Power requirements may differ from panel to panel. Please check the panels' power and backlight voltage specifications. The ENABKL and ENAVDD may be used to control the power for the LVDS backlight and the LVDS logic circuitry.

• Signal Wires, POWER and GND layout

Do not layout the wire or VIAs between the exposed thermal pad and the pin pads. Refer to **Figure 13**.




Figure 13: Wires or vias are not allowed in these four areas

2.7 Thermal Exposed Pad Package

The CH7512 is available in a 68-pin QFN package with exposed thermal pad. The advantage of the exposed thermal pad package is that the heat can be dissipated through the ground layer of the PCB more efficiently. When properly implemented, the exposed thermal pad package provides a means of reducing the thermal resistance of the CH7512. Careful attention to the design of the PCB layout is required for good thermal performance. For maximum heat dissipation, the exposed thermal pad of the package should be soldered to the PCB as shown in **Figure 14**.




Figure 14: Cross-section of exposed thermal pad package

3.0 REVISION HISTORY

Table 3: Revisions

Rev. #	Date	Section	Description
0.1	10/24/2025	All	Layout Guide and Design Guide for CH7512 release.
0.2	11/17/2025	2.1.3	Modified the pull-up resistor value of RC reset circuit.
0.3	12/25/2025	2.2	Change I2C pull-up resistor to 4.7k.
			Change E2PROM address selection resistor to 10k.
0.4	04/20/2026	2.2	Add description for AS pin.
0.5	05/06/2026	2.3	Correct the error in the Figure 4.

Disclaimer

This document provides technical information for the user. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not assume any liability for misapplication or use outside the limits specified in this document. We provide no warranty for the use of our products and assume no liability for errors contained in this document. The customer should make sure that they have the most recent data sheet version. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Chrontel, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death.

Chrontel

www.chrontel.com

E-mail: sales@chrontel.com

©2026 Chrontel - All Rights Reserved.